UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

Docket No. BUR9-2000-0071-US1

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Total Pages in this Submission

TO THE ASSISTANT COMMISSIONER FOR PATENTS

	U H			Box Patent Application Washington, D.C. 20231	
Ĭ)	nitted	l here	rewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent applica	tion for an
inv	entic	on er	ntitled	d:	
	SYS'	FEM	-ON-	-A-CHIP STRUCTURE HAVING A MULTIPLE CHANNEL BUS BRIDGE	U.S. PTO 708494
			d by:		825 09/
	Pasc	al A.	Nsan	me	ö _r
Jf.	a C(ITNC	NUA	ATION APPLICATION, check appropriate box and supply the requisite information:	
. ;			nuat	tion Divisional Continuation-in-part (CIP) of prior application No.:	
esc.		is a		tion Divisional Continuation-in-part (CIP) of prior application No.:	
950		is a	nuat	Lion	······
			nuat	tion Divisional Continuation-in-part (CIP) of prior application No.:	
2					
Eı	nclos	sed a	are:		
				Application Elements	
	1.	X	Filin	ng fee as calculated and transmitted as described below	
er ³	2.	X	Spe	ecification having pages and including the following:	
		a.	×	Descriptive Title of the Invention	
		b.		Cross References to Related Applications (if applicable)	
		C.		Statement Regarding Federally-sponsored Research/Development (if applicable)	
		d.		Reference to Microfiche Appendix (if applicable)	
		e.	\boxtimes	Background of the Invention	
,		f.	\boxtimes	Brief Summary of the Invention	
		g.	X	Brief Description of the Drawings (if drawings filed)	
		h.	×	Detailed Description	
		i.	×	Claim(s) as Classified Below	
		j.	×	Abstract of the Disclosure	

UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

14.

Certificate of Mailing

☐ First Class ☐ Express Mail (Specify Label No.):

Docket No. BUR9-2000-0071-US1

Total Pages in this Submission

		Application Elements (Continued)				
3.	X	Drawing(s) (when necessary as prescribed by 35 USC 113)				
	a.					
	b.	☐ Informal Number of Sheets				
4.	×	Oath or Declaration				
	a.	☑ Newly executed (original or copy) ☐ Unexecuted				
	b.	☐ Copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional application only)				
	C.	☑ With Power of Attorney ☐ Without Power of Attorney				
	d.	DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. 1.63(d)(2) and 1.33(b).				
5.		Incorporation By Reference (usable if Box 4b is checked) The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.				
6.		Computer Program in Microfiche (Appendix)				
7.		Nucleotide and/or Amino Acid Sequence Submission (if applicable, all must be included)				
	a.	☐ Paper Copy				
	b.	☐ Computer Readable Copy (identical to computer copy)				
	C.	☐ Statement Verifying Identical Paper and Computer Readable Copy				
		Accompanying Application Parts				
8.		Assignment Papers (cover sheet & document(s))				
9.		37 CFR 3.73(B) Statement (when there is an assignee)				
10.		English Translation Document (if applicable)				
11.	X	Information Disclosure Statement/PTO-1449 Copies of IDS Citations				
12.		Preliminary Amendment				
13.	×	Acknowledgment postcard				



UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. **BUR9-2**000-0071-**U**S1

Total Pages in this Submission

	Accompanying Application Parts (Continued)
15.	Certified Copy of Priority Document(s) (if foreign priority is claimed)
16.	Additional Enclosures (please identify below):
	Request That Application Not Be Published Pursuant To 35 U.S.C. 122(b)(2)
17.	Pursuant to 35 U.S.C. 122(b)(2), Applicant hereby requests that this patent application not be published pursuant to 35 U.S.C. 122(b)(1). Applicant hereby certifies that the invention disclosed in this application has not and will not be the subject of an application filed in another country, or under a multilateral international agreement, that requires publication of applications 18 months after filing of the application.
	Warning
	An applicant who makes a request not to publish, but who subsequently files in a foreign country or under a multilateral international agreement specified in 35 U.S.C. 122(b)(2)(B)(i), must notify the Director of such filing not later than 45 days after the date of the filing of such foreign or international application. A failure of the applicant to provide such notice within the prescribed period shall result in the application being regarded as abandoned, unless it is shown to the satisfaction of the Director that the delay in submitting the notice was unintentional.
	country or under a multilateral international agreement specified in 35 U.S.C. 122(b)(2)(B)(i), must notify the Director of such filing not later than 45 days after the date of the filing of such foreign or international application. A failure of the applicant to provide such notice within the prescribed period shall result in the application being regarded as abandoned, unless it is shown to the satisfaction of the Director that the delay in

UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. BUR9-2000-0071-US1

Total Pages in this Submission

Fee Calculation and Transmittal

		CLAIMS	AS FILED			
For	#Filed	#Allowed	#Extra		Rate	Fee
Total Claims	29	29 - 20 =		x	\$18.00	\$162.00
Indep. Claims	3	- 3 =	0	x	\$80.00	\$0.00
Multiple Dependen	t Claims (check	if applicable)				\$0.00
â. 2					BASIC F	EE \$710.00
OTHER FEE (spec	ify purpose)					\$0.00
					TOTAL FILING FE	EE \$872.00
as described be Charge Credit a Charge Charge	ner is hereby au low. A duplicate the amount of any overpayment any additional fi	thorized to charge copy of this shee \$872.00 a ling fees required t in 37 C.F.R. 1.1	et is enclosed as filing fee. I under 37 C.I 8 at the maili	Peposit A	Account No. 09-04	
Dated: ///9/00			Registration No.: 37,629			

CC:

Registration No.: 37,629 Customer No.: 21254

SYSTEM-ON-A-CHIP STRUCTURE HAVING A MULTIPLE CHANNEL BUS BRIDGE

BACKGROUND OF THE INVENTION

Field of the Invention

5

The present invention generally relates to System-on-a-Chip architecture and more particularly to an improved bridge that provides multiple virtual channels for the devices connecting to the bridge to reduce latencies.

Description of the Related Art

10

Conventional component-based System-on-a-Chip (SoC) communication architectures achieve poor performance. This is primarily due to the blocking nature of their on-chip communication structures associated with handshake protocols, interconnecting processors and their peripheral Intellectual Property (IP) blocks, which induces latencies that degrade performances of bus system hierarchies. Existing chipset bridges connect processors running at clock speeds of 500 MHz or more to system memories and to I/O's that operate at much lower speed, typically below 100 MHz. Conventionally, the main memory subsystems

10

15

5

(fast DRAM) offer high throughput, but they often require several system clock cycles of latency. To go beyond 100 MHz bus speed, the choice of electrical interfaces has to evolve to lower voltage swings than the Low Voltage Transistor Transistor Logic (LVTTL) used conventionally. Increasing the frequency is very hard, and strictly relying on it is not a practical solution. In a telecommunication application, such as a router or a switch, a lot of data is exchanged between the I/Os sitting on the Peripheral Component Interface (PCI) buses and the memory. Due to the hierarchical approach in conventional systems, the I/Os on secondary buses cannot access the main memory with high efficiency, since they must first gain access to the secondary and then to the primary PCI bus.

Improvements to the CPU's processing power result in requirements for more bandwidth, and real time applications impose low latencies. For example, an Ethernet LAN adapter card for the 10/100 MBps uses a 32-bit PCI bus for data transmission to the host CPU, but gigabit LANs would stress such buses beyond their capabilities. Also, the memory of a PowerPC host bus allows 800 MBps of data transfer. The maximum theoretical bandwidth of a 32-bit PCI at 33 MHz is, 132 MB, and a 64-bit PCI can read 528 MBps, if it is clocked at 66 MHz. Therefore, there is a need to optimize bandwidth utilization of these buses and the invention discussed below addresses theses needs.

15

5

SUMMARY OF THE INVENTION

It is, therefore, an object of the present invention to provide a System-on-a-Chip integrated circuit structure that includes a bridge having a plurality of channels, a processor local bus connected to the bridge (wherein the bridge includes a first channel dedicated to the processor local bus), at least one logic device connected to the processor local bus, a peripheral device bus connected to the bridge, (wherein the bridge includes a second channel dedicated to the peripheral device bus), at least one peripheral device connected to the peripheral device bus, at least one memory unit connected to the bridge (wherein the bridge includes a third channel dedicated to the memory unit), and at least one input/output unit connected to the bridge includes a fourth channel dedicated to the input/output unit).

The channels includes buffer memories for storing data when a previous data transfer is being performed, such as first in-first out and multi-port SRAM buffer memories. Each of the channels also includes a multiplexor for selectively connecting to other channels.

The memory unit can be static random access memory (SRAM), synchronous dynamic random access memory (SDRAM), multi-port SRAM, etc., each of which is connected to a different unique dedicated channel in the bridge. The input/output units can be a peripheral interface, graphics interface, serial bus

5

interface, etc. that are each connected to unique dedicated channels in the bridge. The peripheral devices can be a serial connection, network interface connection, programmable input/output connection, etc., each connected to the peripheral device bus.

BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing and other objects, aspects and advantages will be better understood from the following detailed description of a preferred embodiment of the invention with reference to the drawings, in which:

Figure 1 is a schematic diagram of a chip having peripheral devices connected to a common bus and bridge;

Figure 2 is a schematic diagram of a chip having peripheral devices connected to a common bus and bridge;

Figure 3 is a schematic diagram of one embodiment of an inventive bridge; and

Figure 4 is a schematic diagram of one embodiment of an inventive bridge.

15

5

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS OF THE INVENTION

Referring now to the drawings, and more particularly to Figure 1, a first System-on-a-Chip (SoC) system is illustrated that includes two buses, a processor local bus (PLB) 108 and an on-chip peripheral bus (OPB)120. One or more logic devices 100 (such as the PowerPC available from IBM Corporation, Armonk New York, USA), are connected to the processor local bus 108. Additionally, memory devices, such as a static random access memory (SRAM) 102 and synchronous dynamic random access memory 104 (SDRAM) are connected to the processor local bus 108. Further, other peripheral interfaces, such as the peripheral component interface (PCI) and an advanced graphic pod (AGP) 112 are connected to the processor local bus 108. Various peripheral devices such as the IEEE1394 serial interface 124, network interface card (NIC) 126, universal serial bus (USB) 120, and a programmable input/output (PIO) are connected to the on-chip peripheral bus 120.

In operation, the PLB arbiter 110 and the OPB arbiter 122 control access to the buses 108, 120. For example, if the logic device 100 transferred data to the network interface card 126, the PLB arbiter 110 would block all other access to the PLB 108 and the data would flow over the PLB the PLB2OPB bridge 118 with the assistance of the DMA engine 116. In a similar manner the OPB arbiter 122 would block all other data from the OPB 120 so that the data could be

5

transferred to the network interface card 126. The OPB2PLB bridge 114 would be used in a similar manner to transfer data back from the NIC 126 to the logic unit 100.

With the structure shown in Figure 1, the arbiters 110, 122 restrict access to the buses 108, 120. Therefore, with the structure shown in Figure 1, each of the devices connected to a bus must wait for the bus to finish transmitting other data before it can transmit data over the bus (or between the buses). This blocking increases latencies and slows the circuit's operations considerably.

Figure 2 illustrates a structure that is designed to reduce the latencies and increase communication speed on a SoC device. Similar items discussed above with respect to Figure 1 are labeled with identical numbers in Figure 2 and a redundant discussion of the same is omitted.

One important difference with the structure shown in Figure 2 is the VCCA bridge 230. Two embodiments of the VCCA bridge 230 are shown in Figures 3 and 4 and are discussed below. The structure in Figure 2 also has a SDRAM unit 208, an AGP unit 232, a PCI controller 224, a USB unit 214, and a SRAM unit 212 that are directly connected to the VCCA bridge and are not connected to a bus as they are in Figure 1.

In addition the PLB 206 and the OPB 120 are connected to the VCCA bridge 230 by interface units 214 and 210, respectively. In a similar manner to the structure shown in Figure 1, both buses 206, 120 include arbiters 110, 122. The

20

5

various serial, network and programmable interfaces 124, 126, and 130 are connected to the OPB 120 in the structure shown in Figure 2. Also, the DMA controller 228 is connected directly to the VCCA bridge 230.

Figure 2 also illustrates the PCI controller bus 226 which connects to the PCI controller 224, the graphics unit 222 which connects to the AGP unit 232, as well as the memories 216, 218 that are connected to the SDRAM unit 208 and the SRAM unit 212. Similarly the USB device 220 is illustrated as being connected to the USB unit 214.

Further, Figure 2 illustrates a structure that includes the logic device 100 mentioned with respect to Figure 1 and additional logic function units 200, 202, 204. The device control register (DCR) bus 234 allows the various units to send control information to each other, but at low speeds/low bandwidths.

As shown in Figure 3, the bridge includes many dedicated channels 319-325. Each dedicated channel is uniquely connected to a different functional element (such as buses, memory units, interface units, etc.) within the SoC. While 7 channels are illustrated in Figure 3, as would be known by one ordinarily skilled in the art, the number of channels can be increased or decreased depending upon the specific requirements of the circuit.

Channel 319 is connected to the PLB 206 through an interface unit 214. Similarly, channel 320 is connected to the SDRAM unit 208 through an interface 300. Channel 321 is connected to the AGP unit 232 through an interface 302.

20

Channel 322 is connected to the PCI controller 224 through an interface 304.

Channel 323 is connected to the OPB 120 through an interface 310. Channel 324 is connected to the SRAM unit 212 through an interface 306. In a similar manner, channel 325 is connected to the USB unit 214 through an interface 308.

5

10

Every one of the channels 319-325 includes a multiplexor 316 and buffer memories 314. In a preferred embodiment, the buffer memories 314 comprise first-in, first-out (FIFO) memories.

In operation, the multiplexors 316 direct data flow (with the assistance of the DMA controller 228) from one channel to another channel. Therefore, for example if a data request for data from the SRAM memory 218 appeared on peripheral bus 226 (shown in Figure 2), the request would be processed through the PCI controller 224 and the interface 304 to channel 322. The multiplexor 316 within channel 322 would direct the request to the SRAM Channel 324. In this way, the invention avoids the use of a data bus in many situations. This eliminates the blocking problem discussed above because, with the structure shown in Figures 2-4, data transfers can occur simultaneously between multiple pairs of channels. For example, channel 320 could be communicating with channel 319 at the same time channel 325 is communicating with channel 322. The buffer memories 314 are utilized to store data transfers if one channel is currently being used for a previous data transfer.

20

15

In another example, if a logic function 200 desire to process data through

10

authorized by the PLB arbiter 110. The request then would proceed through the PLB interface unit 214. Then, the multiplexor 316 in channel 319 would direct the data request to channel 325. If channel 325 was immediately available the data request would be process directly through interface 308 to and the USB unit 214. To the contrary, if another channel was currently utilizing channel 325, the data request would be processed through the buffers 314 in channel 325 prior to being processed through the interface 308.

Therefore, with the above structure, each processing unit connected to the

the USB unit 214, the data request would be processed through the PLB 206 as

Therefore, with the above structure, each processing unit connected to the VCCA bridge 230 appears to have a dedicated channel to each other device and bus. Therefore, the channels appear as virtual channels to the attached processing units. In other words, the PCI controller 224 appears to have a dedicated virtual channel to the PLB 206. The same virtual dedicated channels appear to all device connected to the VCCA bridge 230.

Figure 4 illustrates another embodiment of the VCCA bridge 230. In this embodiment, each of the channels 319-325 includes multi-port SRAM units 400 and a single buffer 402 in place of the FIFO buffers 314 discussed with respect to Figure 3. The structure in Figure 4 is based on the use of a multi-port SRAM as opposed to a FIFO therefore, the buffer size and buffer configuration are programmable by the user during the design synthesis and optimization of the VCCA brdige architecture. This gives the system architect more flexibility during

20

15

5

the architectural exploration/performance evaluation phase of a VCCA-based design. It also offers some bandwidth improvements due to avoiding a multiplexor for each channel.

As discussed above, most shared bus system interfaces are inherently blocking, because of their handshaking protocol. This limits the effectiveness of today's high-performance embedded processors in several ways. To improve performance, future bus interfaces should appear to their masters more like dedicated resources than like shared interfaces. Thus, the invention provides the system architecture shown in Figures 2-4 that addresses communication related performance bottlenecks.

The invention provides non-blocking communication through multiple reserved lanes (e.g., channels 319-325) managed by an implicit protocol (e.g., buffers 314 and multiplexors 316). The invention avoids relying on handshaking signals that leads to blocking communications when a destination or a shared resource is overloaded.

The virtual channel communication architecture (VCCA), shown in Figures 2-4, provides application specific bus interface flow control, by coordinating the access of resource competing components using reserved lanes. The virtual channel scheduler module uses multiple FIFO buffers 314, dedicated to distinct virtual channels 319-325, to allow the invention to implement the required multiple reserved lanes.

15

5

Transactions occurring on each port interface may be routed to adjacent ports without having to pass through a bus. Similarly, each port has a data-path dedicated to the processor local bus 206.

The invention is especially important because, for systems interconnected through a shared bus interface, when more than two bus masters are active, the effective bandwidth of each access is significantly reduced compared to the maximum bandwidth observed when only one bus master is active. Furthermore, if concurrent accesses are not coordinated, one or more bus master may incur an unacceptable latency due to busy wait signals. This latency is even longer when access is required across a bus bridge.

By adding hardware support for non-blocking inter-virtual component communication, in the form of the VCCA bridge 230, the invention improves the performance of embedded systems. Such performance gains allow concurrent computations to utilize nearly all the available bus bandwidth while satisfying real-time requirements through the use of dedicated channels for each interface. The VCCA bridge 230 provides a performance boost on embedded systems in which there are contentions for communication resources (e.g. shared bus bandwidth, FIFO buffer) among application components.

Furthermore, the VCCA bus bridge's 230 ability to exploit a large processor local bus bandwidth is relatively independent of the processor's access pattern or the number of streams in a given computation. The VCCA bridge 230

configured with appropriate FIFO 314 depths, can generally exploit the full available processor local bus bandwidth.

The VCCA architecture 230 described here is integrated onto the processor chip and implements a fairly simple scheduling scheme. More sophisticated access ordering mechanisms are certainly possible, as would be known by one ordinarily skilled in the art given this disclosure.

While the invention has been described in terms of preferred embodiments, those skilled in the art will recognize that the invention can be practiced with modification within the spirit and scope of the appended claims.

2

CLAIMS

What is claimed is:

1	1.	A system-on-a-chip integrated circuit structure comprising:
2		a bridge having a plurality of channels;
3		a processor local bus connected to said bridge, wherein said bridge
4	includ	les a first channel dedicated to said processor local bus;
5		at least one logic device connected to said processor local bus;
6		a peripheral device bus connected to said bridge, wherein said bridge
7	includ	es a second channel dedicated to said peripheral device bus;
8		at least one peripheral device connected to said peripheral device bus;
9		at least one memory unit connected to said bridge, wherein said bridge
10	includ	es a third channel dedicated to said memory unit; and
1		at least one input/output unit connected to said bridge, wherein said bridge
2	includ	es a fourth channel dedicated to said input/output unit.

2. The structure in claim 1, wherein each of said channels includes buffer memories adapted to store data when a previous data transfer is being performed.

2

3

4

- The structure in claim 2, wherein said buffer memories comprise first-in first-out buffer memories.
- 1 4. The structure in claim 1, wherein each of said channels includes a multi-2 port static random access memory (SRAM) adapted to store data when a previous 3 data transfer is being performed.
- The structure in claim 1, wherein each of said channels includes a multiplexor adapted to selectively connect to other channels.
 - 6. The structure in claim 1, wherein said at least one memory unit comprises a first-type memory unit and a second-type memory unit different than said first-type memory unit, wherein said third channel is dedicated to said first-type memory unit and said bridge includes a fifth channel dedicated to said second-type memory unit.
- 7. The structure in claim 6, wherein said first-type memory unit comprises
 static random access memory (SRAM) and said second-type memory unit
 comprises synchronous dynamic random access memory (SDRAM).

1	8.	The structure in claim 1, wherein said at least one input/output unit
2	comp	rises one or more of a peripheral interface, graphics interface, and serial bus
3	interf	ace, and wherein said bridge includes dedicated channels for each of said
4	peripl	neral interface, graphics interface, and serial bus interface.
1	9.	The structure in claim 1, wherein said at least one peripheral device

9.	The structure in claim 1, wherein said at least one peripheral device
includ	es one or more of a serial connection, network interface connection, and
progra	mmable input/output connection each connected to said peripheral device
bus.	

10.	A system-on-a-chip integrated circuit structure comprising:
	a bridge having a plurality of channels;
	at least one bus connected to a unique dedicated channel in said bridge;
	at least one memory unit connected to a unique dedicated channel in said
bridge:	and

at least one input/output unit connected to a unique dedicated channel in said bridge.

11. The structure in claim 10, wherein said at least one bus includes:

a processor local bus connected to said bridge, wherein said bridge
includes a first channel dedicated to said processor local bus; and

4		a peripheral device bus connected to said bridge, wherein said bridge
5	includ	es a second channel dedicated to said peripheral device bus,
6		wherein said structure further comprises:
7		at least one logic device connected to said processor local bus; and
8		at least one peripheral device connected to said peripheral device bus.
1	12.	The structure in claim 10, wherein each of said channels includes buffer
2	memo	ries adapted to store data when a previous data transfer is being performed.
1	13.	The structure in claim 12, wherein said buffer memories comprise first-in
2	first-o	ut buffer memories.
1	14.	The structure in claim 10, wherein each of said channels includes a multi-
2	port st	tatic random access memory (SRAM) adapted to store data when a previous
3	data tı	ransfer is being performed.
1	15.	The structure in claim 10, wherein each of said channels includes a
2	multip	plexor adapted to selectively connect to other channels.
1	16.	The structure in claim 10, wherein said at least one memory unit
2	comp	rises a first-type memory unit and a second-type memory unit different than

3	said first-type memory unit, wherein said bridge includes a first channel is
1	dedicated to said first-type memory unit and a second channel dedicated to said
5	second-type memory unit.

- 17. The structure in claim 16, wherein said first-type memory unit comprises static random access memory (SRAM) and said second-type memory unit comprises synchronous dynamic random access memory (SDRAM).
- 18. The structure in claim 10, wherein said at least one input/output unit comprises one or more of a peripheral interface, graphics interface, and serial bus interface, and wherein said bridge includes unique dedicated channels for each of said peripheral interface, graphics interface, and serial bus interface.
- 19. The structure in claim 11, wherein said at least one peripheral device includes one or more of a serial connection, network interface connection, and programmable input/output connection each connected to said peripheral device bus.
- 20. A bridge for a system-on-a-chip (SoC) integrated circuit structure comprising:
 - a plurality of dedicated channels each uniquely connected to one or more

4	of:
5	at least one bus within said SoC;
6	at least one memory unit within said SoC;
7	at least one input/output unit within said SoC; and
8	at least one peripheral device within said SoC.
1	21. The structure in claim 20, wherein said at least one bus includes:
2	a processor local bus connected to said bridge, wherein said bridge
3	includes a first channel dedicated to said processor local bus; and
4	a peripheral device bus connected to said bridge, wherein said bridge
5	includes a second channel dedicated to said peripheral device bus,
6	wherein said SoC includes:
7	at least one logic device connected to said processor local bus; and
8	at least one peripheral device connected to said peripheral device bus.
1	22. The structure in claim 20, wherein each of said channels includes buffer
2	memories adapted to store data when a previous data transfer is being performed.
1	23. The structure in claim 22, wherein said buffer memories comprise first-in
2	first-out buffer memories.

2

3

5

1

2

- The structure in claim 20, wherein each of said channels includes a multiport static random access memory (SRAM) adapted to store data when a previous data transfer is being performed.
- 1 25. The structure in claim 20, wherein each of said channels includes a multiplexor adapted to selectively connect to other channels.
 - 26. The structure in claim 20, wherein said at least one memory unit comprises a first-type memory unit and a second-type memory unit different than said first-type memory unit, wherein said bridge includes a first channel is dedicated to said first-type memory unit and a second channel dedicated to said second-type memory unit.
 - 27. The structure in claim 26, wherein said first-type memory unit comprises static random access memory (SRAM) and said second-type memory unit comprises synchronous dynamic random access memory (SDRAM).
- The structure in claim 20, wherein said at least one input/output unit
 comprises one or more of a peripheral interface, graphics interface, and serial bus
 interface, and wherein said bridge includes unique dedicated channels for each of
 said peripheral interface, graphics interface, and serial bus interface.

bus.

4

1 29. The structure in claim 21, wherein said at least one peripheral device 2 includes one or more of a serial connection, network interface connection, and 3 programmable input/output connection each connected to said peripheral device

5

SYSTEM-ON-A-CHIP STRUCTURE HAVING A MULTIPLE CHANNEL BUS BRIDGE

ABSTRACT

A system-on-a-chip integrated circuit structure includes a bridge having a plurality of channels, a processor local bus connected to the bridge (wherein the bridge includes a first channel dedicated to the processor local bus), at least one logic device connected to the processor local bus, a peripheral device bus connected to the bridge (wherein the bridge includes a second channel dedicated to the peripheral device bus), at least one peripheral device connected to the peripheral device bus, at least one memory unit connected to the bridge (wherein the bridge includes a third channel dedicated to the memory unit), and at least one input/output unit connected to the bridge (wherein the bridge includes a fourth channel dedicated to the input/output unit).




Figure 1




Figure 2

Figure 3

TIC




Figure 4

IBM Dacker No. BUR9-2000-0071-US1

DECLARATION AND POWER OF ATTORNEY

As a below named inventor. I hereby declare that: My residence, post office address and citizenship are as stated below next to my name; I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a papers is sought on the invention entitled: SYSTEM-ON-A-CHIP STRUCTURE HAVING A MULTIPLE CHANNEL BUS BRIDGE the specification of which: (check one) m is attached hereto. as Application Serial No. __ and was amended on _ uwas filed on I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above. I reknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, § 1.56. I hereby claim foreign priority benefits under Title 35, United States Code. § 119 of any foreign application(s) for parent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed: Prior Foreign Application(s): Priority Claimed Day/Month/Year Country Number I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject maner of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, Lackmowledge the duty to disclose material information as defined in Title 37. Code of Federal Regulations. § 1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application: Prior U.S. Applications: Filing Date Status Serial No. I hereby declare that all statements made betein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon. As a named inventor, I horoby appoint the following attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith: Mark F. Chadurjian (Reg. No. 30,739), Richard M. Kotulak (Reg. No. 27,712). James M. Leas (Reg. No. 34,372), William D. Saba (Reg. No. 27,465), Eugene I. Shkurko (Reg. No. 36,678), Robert A. Walsh (Reg. No. 26,516), Howard I. Walter, Jr. (Reg. No. 24,832), Richard A. Henkler (Reg. No. 39,220), Christopher A. Hughes (Rog No. 26,914), Edward A. Pennington (Reg No. 32,588), John E. Hoel (Reg No. 26,279), Joseph C. Redmond, Jr. (Rog No. 18,755), Scan M. McGinn (Reg. No. 34, 386), and Frederick W. Gibb, III (Reg. No. 37,629). Send all correspondence to: McGinn & Gibb, PLLC, 8321 Old Courthouse Road, Suite 200, Vienna, Virginia 22182, Customer No. 21254 Telephone calls should be directed to McGinn & Gibb, PLLC at (703) 761-4100.

Page 1 of 1

(1)

. Inventor: Pascal A. Nsamo

Cirizenship: Canada

Residence: 18 Whispering Pines, Colchester

Post Office Address: Same as Residence

Signature:

Date: November 09 / 2000